


1 I hereby certify that this correspondence is being
2 mailed by first class mail with sufficient postage to
3 Commissioner for Patents
4 P.O. Box 1450, Alexandria, VA 22313-1450,
5 on: September 30, 2005.

6 

7 Robert Moll, Registration No. 33,741



8 **U.S. PATENT AND TRADEMARK OFFICE**

9 In re Application of: Michael Lee Workman et. al.

Examiner: Ilwoo Park

10 Title: Systems and Methods of Multiple Access

Art Unit: 2182

11 Paths to Single Ported Storage Devices

Attorney Docket No. Pillar 716

12 Application No. 10/677,560

13 Filing Date: October 1, 2003

14 **DECLARATION OF PAUL THOMAS PETERSEN**

15 Commissioner for Patents

16 P.O. Box 1450

17 Alexandria, VA 22313-1450

18
19 I, Paul Thomas Petersen, declare as follows:

20
21 I am an engineer at Pillar Data Systems, Inc. since March 2002.

22
23 I am co-inventor of claims 1 and 23 of the above-identified patent application.

24
25 I am also co-inventor of US Application No. 10/264,603, entitled, Systems and
26 Methods of Multiple Access Paths to Single Ported Storage Devices, filed on October 3,
27 2002, which describes a Serial ATA coupling circuit without a microcontroller.

28
29 Prior to March 20, 2003, during a design review of the Serial ATA coupling circuit
30 without a microcontroller, Douglas John Fox and I conceived of adding a microcontroller
to control the coupling circuit switches of the Serial ATA coupling circuit.

1 Also prior to March 20, 2003, I finished a block diagram for the Serial ATA
2 coupling circuit with a microcontroller. A copy is attached as Exhibit A.

3 Also prior to March 20, 2003, I reviewed a document entitled Storage Enclosure
4 Mudflap Requirements describing requirements for a Serial ATA coupling circuit with a
5 microcontroller. A copy is attached as Exhibit B.

6
7 On April 7, 2003, I submitted an engineering change order (ECO #E1068) to
8 Pillar document control. On April 10, 2003, the ECO was approved. This enabled Pillar
9 to engage an outside company to manufacture the printed circuit board assembly
10 implementing a Serial ATA coupling circuit with a microcontroller. A copy is attached as
11 Exhibit C.

12 On April 22, 2003, I received the first printed circuit board assemblies back from
13 the manufacturer. I loaded firmware that I obtained from Douglas John Fox into the flash
14 memory of the microcontroller and using an oscilloscope verified the printed circuit
15 assemblies successfully implemented the Serial ATA coupling circuit as recited in claim
16 1 of the present application.

17 Each of the dates deleted from Exhibits A and B is prior to March 20, 2003.

18
19 I am warned that willful false statements and the like are punishable by fine or
20 imprisonment, or both (18 U.S.C. 1001) and may jeopardize the validity of the
21 application or any patent issuing thereon. All statements made of the declarant's own
22 knowledge are true and that all statements made on information and belief are believed
23 to be true.

24 

25
26 Paul Thomas Petersen

27 Principal Engineer

28 Pillar Data Systems, Inc.

29 San Jose, California
30

1 I hereby certify that this correspondence is being
2 mailed by first class mail with sufficient postage to
3 Commissioner for Patents
4 P.O. Box 1450, Alexandria, VA 22313-1450,
on: September 30, 2005.

5 Robert Moll
6 Robert Moll, Registration No. 33,741



7
8 **U.S. PATENT AND TRADEMARK OFFICE**

9 In re Application of: Michael Lee Workman et. al. Examiner: Ilwoo Park
10 Title: Systems and Methods of Multiple Access Art Unit: 2182
11 Paths to Single Ported Storage Devices Attorney Docket No. Pillar 716
12 Application No. 10/677,560
Filing Date: October 1, 2003

13 **DECLARATION OF DOUGLAS JOHN FOX**

14
15 Commissioner for Patents
16 P.O. Box 1450
17 Alexandria, VA 22313-1450
18

19
20 I, Douglas John Fox, declare as follows:

21 I am a principal firmware engineer at Pillar Data Systems, Inc. since January
22 2003.

23 I am co-inventor of claims 1 and 23 of the above-identified patent application.
24

25 Prior to March 20, 2003, during a design review of the Serial ATA coupling circuit
26 without a microcontroller, Paul Thomas Petersen and I conceived of adding a
27 microcontroller to a Serial ATA coupling circuit to control the coupling circuit switches.

28 During March 2003, I reviewed a block diagram prepared by Paul Thomas
29 Petersen showing a Serial ATA coupling circuit with a microcontroller. A copy is
30 attached as Exhibit A.

1 During March 2003, I reviewed a document entitled Storage Enclosure Mudflap
2 Requirements prepared by Paul Thomas Petersen describing requirements for a Serial
3 ATA coupling circuit with a microcontroller. A copy is attached as Exhibit B.


4 From March to April 2003, I spent time with Paul Thomas Petersen discussing
5 the hardware and firmware requirements to implement a Serial ATA coupling circuit with
6 a microcontroller. I selected the microcontroller, reviewed host driver code required to
7 communicate with the Serial ATA coupling circuit and defined the firmware architecture
8 of the microcontroller.

9
10 In April 2003, I began writing the firmware to control the Serial ATA coupling
11 circuit with microcontroller resulting in a set of files. A copy of a directory list of those
12 files is attached as Exhibit E.


13 By May 2003, I had completed and tested the firmware to control the Serial ATA
14 coupling circuit. It worked for its intended purpose that is the microcontroller was
15 programmed to control the coupling circuit switches of the Serial ATA coupling circuit. A
16 copy of the firmware is attached as Exhibit F.

17 Each of the dates deleted from Exhibits A and B is prior to March 20, 2003.
18


19 I am warned that willful false statements and the like are punishable by fine or
20 imprisonment, or both (18 U.S.C. 1001) and may jeopardize the validity of the
21 application or any patent issuing thereon. All statements made of the declarant's own
22 knowledge are true and that all statements made on information and belief are believed
23 to be true.

24 
25

26 Douglas John Fox
27 Principal Firmware Engineer
28 Pillar Data Systems, Inc.
29 San Jose, California
30



Storage Enclosure Mudflap Requirements



Document Owner:
Date:
Version:

Paul Petersen
March 25, 2003
0.3

Information contained in this document is considered proprietary and Pillar Data Systems confidential. Printed versions of this document may not be copied in whole or in part. Printed versions are for reference only and are distributed under control by the owner.

1 Table of Contents

1	Table of Contents.....	2
2	Revision History.....	3
3	Supporting Documentation.....	3
4	Mudflap Requirements.....	3
4.1	Feature Summary	3
4.2	SATA Multiplexing.....	3
4.3	Disk Drive Power Control.....	4
4.4	Transient Suppression.....	4
4.5	Mudflap Control.....	4
5	Command Encoding	5
5.1	Power On Disk Drive Frame	5
5.2	Power Off Disk Drive Frame	5
5.3	Switch SATA TO RAID Controller 0 Frame	5
5.4	Switch SATA to RAID Controller 1 Frame	6
6	Mudflap Connector Pinouts	7
6.1	Midplane Connector Pinout & Signal Definitions	7
6.2	SATA Disk Drive Connector Pinout & Signal Definitions	9
7	PCB Mechanical Dimensions	10
7.1	PCB Thickness	10
7.2	PCB Mechanical Outline Drawing.....	10

2 Revision History

Version	Date	Description
0.1		Initial Revision
0.2		Added command protocol. Changed power on circuit to power on/off circuit. Added support & drawings. Converted white on black drawings to black on white.
0.3	3/25/2003	Imported Eurologic's PCB outline drawing. Deleted the PDS stiffener drawings as the latest improved stiffener design from Eurologic looks to meet our requirements. Changed the PCB thickness to 0.055".

3 Supporting Documentation

- Serial ATA: High Speed Serialized Attachment, Rev. 1.0, August 29, 2001

4 Mudflap Requirements

The mudflap is a small pcba that interposes between the disk drive and midplane. It is mounted near the disk drive and is attached to the disk drive carrier. The main function of the mudflap is to direct Serial ATA (SATA) traffic between the disk drive and the selected RAID Controller.

Twelve of these mudflaps are required per Storage Enclosure. A 13th mudflap is of a different form-factor and has a slightly different pinout and functionality. The 13th disk drive mudflap requirements are not represented in this document.

4.1 Feature Summary

Mudflaps provide the following functions:

- 2 to 1 multiplexing of the SATA signals between both RAID Controllers and the disk drive
- Power on/power off control of the disk drive
- Suppression of power transients during hot insertion and hot removal of a mudflap

4.2 SATA Multiplexing

The mudflap must allow the RAID Controllers to select the path the SATA data takes to get/from the disk drive. There shall be no priority. Who ever asked for the data path last gets it.

The power-on reset state of the mux control circuit must guarantee that SATA data is routed to RAID Controller 1.

4.3 Disk Drive Power Control

The mudflap must not allow the disk drive to spin up when power is applied to the enclosure. Currently, SATA drives spin up when power is applied to them so the mudflap must have circuitry to interrupt the flow of current to the disk drive. Only after receipt of a proper command, must the mudflap allow the disk drive to spin up.

4.4 Transient Suppression

The mudflap must have circuitry to prevent the midplane voltages (5V & 12V) from overshooting when a drive carrier is removed while the storage enclosure is powered and the disk drive is still spinning.

4.5 Mudflap Control

Each RAID Controller drives a separate mudflap control signal that is open drain and must terminate into a Schmitt trigger buffer located on the mudflap. There shall also be a 4.7k Ohm pullup to 3.3V on this signal. The pullup shall be located on the mudflap.

Commands are issued to the mudflap using a one-wire serialized packet protocol. See section 5 for the allowed commands and the specified command format.

The mudflap controller shall respond to commands in the order received. If a command is not recognizable, it shall be ignored. It is not permissible to ignore a properly formatted command.


The mudflap controller shall have a power-on reset circuit and a watchdog timer that resets the mudflap controller if the watchdog detects a failure.



5 Command Encoding


A command frame consists of a start of frame transition, four data bits and an end of frame transition. The LSB is the first data bit transmitted. The bit cell time is 10ms. The microcontroller shall oversample the frame by at least 8x.

The frame structure is shown below.




The four allowable command frames are shown in the following sections.


5.1 Power On Disk Drive Frame



5.2 Power Off Disk Drive Frame




5.3 Switch SATA TO RAID Controller 0 Frame



5.4 Switch SATA to RAID Controller 1 Frame

Switch SATA Traffic to
RAID Controller 1 -
Opcode 0xD



6 Mudflap Connector Pinouts

6.1 Midplane Connector Pinout & Signal Definitions

The mudflap connects to the midplane using a SCA-2 40 position vertical plug (AMP 84488-3).

Pin(s)	Signal Name & Description
1	N/C
2	12V
3	12V
4	12V
5	N/C
6	Disk Drive Present Signal – Must be connected to ground on the mudflap.
7 - 16	N/C
17	Preemphasis/Equalization Control – RAID Controller 0 – This signal is slot specific and may be open or connected to ground through a 100Ω resistor on the midplane.
18	Preemphasis/Equalization Control – RAID Controller 1 – This signal is slot specific and may be open or connected to ground through a 100Ω resistor on the midplane.
19	5V
20	5V
21	12V
22	Ground
23	Ground
24	RAID Controller 0 SATA+ to disk drive– This is the '+' side of the SATA differential pair that originates at RAID Controller 0, passes through the mux and is received at the drive.
25	RAID Controller 0 SATA- to disk drive– This is the '-' side of the SATA differential pair that originates at RAID Controller 0, passes through the mux and is received at the drive.
26	Ground
27	RAID Controller 1 SATA+ to disk drive– This is the '+' side of the SATA differential pair that originates at RAID Controller 1, passes through the mux and is received at the drive.

28	RAID Controller 1 SATA- to disk drive– This is the '-' side of the SATA differential pair that originates at RAID Controller 1, passes through the mux and is received at the drive.
29	Ground
30	RAID Controller 0 SATA+ from disk drive– This is the '+' side of the SATA differential pair that originates at the drive, passes through the mux and is received at RAID Controller 0.
31	RAID Controller 0 SATA- from disk drive– This is the '-' side of the SATA differential pair that originates at the drive, passes through the mux and is received at RAID Controller 0.
32	Ground
33	RAID Controller 1 SATA+ from disk drive– This is the '+' side of the SATA differential pair that originates at the drive, passes through the mux and is received at RAID Controller 1.
34	RAID Controller 1 SATA- from disk drive – This is the '-' side of the SATA differential pair that originates at the drive, passes through the mux and is received at RAID Controller 1.
35	Ground
36	N/C
37	N/C
38	Mux Control – RAID Controller 1 –When the “mux switch to RC 1” command is sent to the mudflap, the SATA data is routed between the disk drive and RAID Controller 1.
39	Mux Control – RAID Controller 0 – When the “mux switch to RC” command is sent to the mudflap, the SATA data is routed between the disk drive and RAID Controller 0.
40	5V

6.2 SATA Disk Drive Connector Pinout & Signal Definitions

The mudflap connects to the disk drive using an extended height SATA connector (Molex 87678-0001).


Pin(s)	Signal Name & Description
S1	Ground
S2	SATA Rx+ – This is the '+' side of the SATA differential pair that originates at the selected RAID Controller, passes through the SATA multiplexer and is received at the disk drive.
S3	SATA Rx- – This is the '-' side of the SATA differential pair that originates at the selected RAID Controller, passes through the SATA multiplexer and is received at the disk drive.
S4	Ground
S5	SATA Tx- – This is the '-' side of the SATA differential pair that originates at the disk drive, is routed through the mux and is received at the selected RAID Controller.
S6	SATA Tx+ – This is the '+' side of the SATA differential pair that originates at the disk drive, is routed through the SATA mux and is received at the selected RAID Controller.
S7	Ground
P1 – P3	N/C
P4	Ground
P5	Ground
P6	Ground
P7	5V
P8	5V
P9	5V
P10	Ground
P11	N/C (Reserved)
P12	Ground
P13 – P15	12V

7 PCB Mechanical Dimensions

7.1 PCB Thickness

The mudflap PCB is to have a finished thickness of 0.055" (± 0.006 ").

7.2 PCB Mechanical Outline Drawing





ENGINEERING CHANGE ORDER COVER SHEET

ECO: E1068

LIFECYCLE: Pre-Production

ORIGINATOR: Brad Burkhart

PRIORITY: Normal

RELEASE: 4/10/03

DATE: April 9, 2003

PROJECT: Brix

EFFECTIVE: 4/10/03

REASON FOR CHANGE: New Release.

DESCRIPTION OF CHANGE: Initial Engineering release of the Active Mudflap w/Maxim Mux Board package (1700-00350-01xxx) Rev 1.0 to Doc Control.

The old PCBA, Active Mudflap (1700-00350-00xxx) and associated files are being obsoleted in this ECO.

APPROVALS:

Originator:	Date:	*Engineering:	Date:	*Materials:	Date:
Purchasing:	Date:	*Manufacturing Eng:	Date:	Assembly Test:	Date:
Marketing:	Date:	Cost Accounting:	Date:	*Doc Control:	Date:

* = Required signatures for Pre-Production ECO's.

CCB COMMENTS:

Electronically signed-off in Oracle.

EXHIBIT C

ENGINEERING CHANGE ORDER AFFECTED ITEMS SHEET

ECO: E1068

Sheet: 2 of 2

Part Number	Old Rev	New Rev	Description	Material Dispositions					
				On Order	Stk	WTP	FGI	Field	Repair
1700-00350-01ASM	NA	1.0	PCBA Dwg, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-01PCA	NA	1.0	PCBA, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-01FAB	NA	1.0	PCB Fab, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-01GBR	NA	1.0	PCB Gerber Files, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-01SCH	NA	1.0	PCBA Sch, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-00ASM	1.0	OBS	PCBA Dwg, Active Mudflap w/Maxim Mux (Obsolete-replaced by 1700-00350-01ASM)	S	S	S	NA	NA	NA
1700-00350-00PCA	1.0	OBS	PCBA, Active Mudflap w/Maxim Mux (Obsolete-replaced by 1700-00350-01PCA)	S	S	S	NA	NA	NA
1700-00350-00FAB	1.0	OBS	PCB Fab, Active Mudflap w/Maxim Mux (Obsolete-replaced by 1700-00350-01FAB)	S	S	S	NA	NA	NA
1700-00350-00GBR	1.0	OBS	PCB Gerber file, Active Mudflap w/Maxim Mux (Obsolete-replaced by 1700-00350-01GBR)	S	S	S	NA	NA	NA
1700-00350-00SCH	1.0	OBS	PCBA Shem, Active Mudflap w/Maxim Mux (Obsolete-replaced by 1700-00350-01SCH)	S	S	S	NA	NA	NA
2100-01583-00	NA	A	CONN,HDR,6 POS,1.25MM,PITCH RIGHT ANGLE	N	N	N	NA	NA	NA
3130-02614-00	NA	A	IC,NC7WB66,2 BIT BUS SWITCH,US8	N	N	N	NA	NA	NA
3130-02615-00	NA	A	IC,ATTINY12L,AVR MICROCONTROLLER,4MHZ,SO-8	N	N	N	NA	NA	NA

3130-02616-00	NA	A	IC,NC7WZ17,DUAL SCHMITT TRIGGER BUFFER	N	N	N	NA	NA	NA

Disposition Codes:

N = New Part/Document, no stock

R = Rework

S = Scrap

U = Use As is

NA = Not Applicable



Voting Approval Process: ECO Approval, E1068-0-1
 Started: 09-APR-2003 (1 Days)

Done	Who	Activity	Started	Duration	Result
✓	<u>Lindsay, Joshua</u>	<u>Vote Approve/Reject</u>	09-APR-2003 15:23:41	17 Hours 27 Minutes	Approve
✓	<u>Schmidt, Nancy</u>	<u>Vote Approve/Reject</u>	09-APR-2003 15:23:41	17 Hours 27 Minutes	Approve
✓	<u>Elliott, Mr. Gregory</u>	<u>Vote Approve/Reject</u>	09-APR-2003 15:23:41	17 Hours 27 Minutes	Approve
✓	<u>Burkhart, Brad</u>	<u>Vote Approve/Reject</u>	09-APR-2003 15:23:41	17 Hours 27 Minutes	Approve

View Diagram Advanced Options

list2.txt

Volume in drive C has no label.
Volume Serial Number is 8C84-5F3A

Directory of C:\source\MuxCode\muxrev0

09/30/2005	02:16 PM	<DIR>	.
09/30/2005	02:16 PM	<DIR>	..
05/09/2003	11:31 AM		354 avrBuild.bat
05/09/2003	11:29 AM		1,972 init.asm
05/01/2003	04:15 PM		1,084 main.asm
05/21/2003	10:50 AM		695 monmux.hpp
05/08/2003	12:00 PM		1,721 mux.asm
05/19/2003	03:04 PM		2,190 mux.hpp
05/09/2003	11:28 AM		1,932 mux.inc
07/14/2003	04:47 PM		3,649 muxRev0.aps
05/09/2003	11:31 AM		693 muxrev0.hex
05/09/2003	11:31 AM		17,404 muxrev0.lst
05/09/2003	11:31 AM		3,925 muxrev0.map
05/09/2003	11:31 AM		1,370 muxrev0.obj
05/08/2003	01:50 PM		2,893 muxrevt.hex
05/01/2003	04:21 PM		1,152 Regdefs.asm
11/06/2001	03:18 PM		3,833 tn12def.bak
05/01/2003	04:27 PM		4,384 tn12def.inc
05/09/2003	11:30 AM		3,080 uartisr.asm
05/09/2003	11:28 AM		1,490 vectors.asm
		18 File(s)	53,821 bytes
		2 Dir(s)	16,103,907,328 bytes free

EXHIBIT E

C:\source\MuxCode\muxRev0\main.asm(28): warning: A .db segment with an odd number of bytes is detected. A zero byte is added.

Mux Code - main.asm

Pillar Data Systems - Copyright (C) 2003

Main is just a collection of includes since there is no linker. Everything is assembled in order as one big file.

.nolist
;include "mux.inc"

;Hardware header file

Mux Code - mux.inc

Pillar Data Systems - Copyright (C) 2003

This file contains the design unique register and bit definitions

system parameters

.equ cpu_clk = 1200000 ; 1.2MHz clock

portb bit definitions

.equ waggle = 0 ; wiggle this pin to show that UART clock is running
.equ pwr_control = 1 ; Drive power control
.equ mux_control = 2 ; Mux control
.equ rcl_rxd = 3 ; RAID Controller 1 receive data
.equ rcl_rxd = 4 ; RAID Controller 0 receive data
.equ rst = 5 ; Not used as I/O, only as power on reset

.equ sw_baud = 100

timer parameters

.equ time = (256 - 48) ; Baud rate = clk/(8 * 50 * 30) = 100 (tuned slightly)

control characters

.equ power_on = 0x05 ; Drive power on command
.equ power_off = 0x0a ; Drive power off command

```

.equ mux_sel0      = 0x09
.equ mux_sel1      = 0x0d

muxrev0.lst
; Select mux port 0
; Select mux port 1

UART status register bit definitions

.equ tx1_empty     = 7
.equ tx2_empty     = 6
.equ rx1_full      = 5
.equ rx2_full      = 4
.equ rx1_over      = 3
.equ rx2_over      = 2

; Transmit buffer empty flag, uart 1
; Transmit buffer empty flag, uart 2
; Receive buffer full flag, uart 1
; Receive buffer full flag, uart 2
; Receive buffer overrun, uart 1
; Receive buffer overrun, uart 2

;system configuration
.equ bitRingCnt    = 30
.equ StartRingCount = 45
; 30 clocks per UART bit
; 45 clocks from start transition to center of first bit cell

End of mux.inc

include "regdefs.asm"
Mux Code - regdefs.asm
Pillar Data Systems - Copyright (C) 2003

Named processor register definitions

r0 is used for the LPM instruction and is general purpose

UART.asm Register definitions. The s/w uarts are very register intensive

.def sw_uart_stat = r18
.def rx1_sreg     = r19
.def rx2_sreg     = r20
.def rx1_bring    = r21
.def rx2_bring    = r22
.def rx1_state    = r23
.def rx2_state    = r24
.def rx1_data     = r25
.def rx2_data     = r26

;Status register
;Receive shift reg, uart 1
;Receive shift reg, uart 2
;Receive bit ring, uart 1
;Receive bit ring, uart 2
;Receive state, uart 1
;Receive state, uart 2
;Receive data, uart 1
;Receive data, uart 2

end of regdefs.asm
include "vectors.asm"
;Reset & Interrupt Vectors

```

```

; Mux Code - vectors.asm

```

```

; Pillar Data Systems - Copyright (C) 2003

```

```

; This file contains all of the reset and interrupt vectors and must be the first .asm
; file to be assembled.

```

```

.cseg      0x0
.org

```

```

; Vectors are at start of memory

```

```

; Interrupt vectors

```

```

000000 c007      rjmp      reset
000001 c005      rjmp      spurious
000002 c004      rjmp      spurious
000003 c01d      rjmp      timer_tick
000004 c002      rjmp      spurious
000005 c001      rjmp      spurious

```

```

; Reset Handler
; IRQ0 Handler
; Pin Change Handler
; Timer0 Overflow Handler
; EEPROM Ready Handler
; Analog Comparator Handler

```

```

; Process spurious interrupt

```

```

osc_calibration:
.db 0xff,0xff
000006 ffff

```

```

; reserve space for oscillator calibration byte

```

```

spurious:      reti
000007 9518

```

```

; Return from spurious interrupt

```

```

; Reset vector code. This copies the oscillator calibration byte into the calibration register.
; This then falls through to the init.asm module.

```

```

reset:
000008 e0ec      ldi        r30,low(osc_calibration * 2)      ; Point to calibration byte
000009 27ff      clr        r31
00000a 95c8      lpm        out        OSCCAL,r0              ; get byte from flash
00000b be01      out        OSCCAL,r0              ; put it in the calibration reg

```

```

; End of vectors.asm

```

```

.include "init.asm"

```

```

; Hardware Initialization

```

```

Mux Code - init.asm

```

```

; Pillar Data Systems - Copyright (C) 2003

```

```

; Initialize the various hardware registers & peripherals
;-----

```

```
init:
```

```
; initialize registers
```

```
; Initialize portb
```

```
; Port b is mixed I/O. Bits 3 & 4 are inputs with pull-ups, bits 0,1 & 2 are
; outputs.
```

```
00000c e007 ldi r16,(1<<pwr_control)+(1<<mux_control)+(1<<waggle) ; Make 3&4 inputs, 0,1&2 outputs
00000d bb07 out ddrb,r16
```

```
00000e e108 ldi r16,(1<<rc1_rxd)+(1<<rc0_rxd) ; Set up pullups on bits 3&4
00000f bb08 out portb,r16 ; This will also hold drive power off and mux
control = low
```

```
; Initialize soft UARTs
```

```
init_sw_uart:
```

```
000010 2722 clr sw_uart_stat
000011 2733 clr rx1_sreg ; Uart status register
000012 2744 clr rx2_sreg ; Receive shift reg, uart 1
000013 e15e ldi rx1_brng,bitRingCnt ; Receive shift reg, uart 2
000014 e16e ldi rx2_brng,bitRingCnt ; Receive bit ring, uart 1
000015 2777 clr rx1_state ; Receive bit ring, uart 2
000016 2788 clr rx2_state ; Receive state, uart 1
000017 2799 clr rx1_data ; Receive state, uart 2
000018 27aa clr rx2_data ; Receive data, uart 1
; Receive data, uart 2
```

```
; Initialize Timer
```

```
; We will initialize timer 0 to provide a periodic interrupt
; which is used to clock the software UARTs.
```

```
000019 ed00 ldi r16,time
00001a bf02 out TCNT0,r16
00001b e002 ldi r16,2
00001c bf03 out TCCR0,r16
00001d e002 ldi r16,(1<<TOIE0)
00001e bf09 out TMSK,r16
```

```
; Go do main loop
```

```
00001f 9478 sei
```

```
; enable processor interrupts
```



```

000020 c035      rjmp    main_loop      muxrev0.lst

: End of init.asm
: include    "uartisr.asm"              ;Soft uart code & timer isr
: Mux Code - uartisr.asm
: Pillar Data Systems - Copyright (C) 2003
:
: Initialize software UART registers
:
:
: Process timer interrupt and UARTs
:
timer_tick:
000021 b71f      in      r17,SREG        ; save status register
000022 ede0      ldi     r30,time        ; reload timer with time value
000023 bfe2      out     TCNT0,r30

: Process UART stuff
:
: uart 1
: uart1_0:
000024 9ac0      sbi     PORTB,waggle    ; set pin to see if running
000025 955a      dec     rx1_bring
000026 f419      brne    uart1_1        ; wrap bit ring
000027 e15e      ldi     rx1_bring,bitRingCnt ; see if state 0
000028 3070      cpi     rx1_state,0    ; go see if next state
000029 f441      brne    uart1_2

: uart1_1:
00002a 3070      cpi     rx1_state,0    ; see if state 0
00002b f481      brne    uart2_0        ; go process other uart
00002c 99b4      sbic    PINB,rc0_rxd   ; see if start bit
00002d c00e      rjmp    uart2_0

00002e e25d      ldi     rx1_bring,startRingCount ; wait until mid bit cell of first data bit
00002f 9573      inc     rx1_state
000030 2733      clr     rx1_sreg

```

```

muxrev0.1st

000031 c00a      uart2_0      rjmp      ; go process other uart
000032 3076      uart1_2:      cpi        ; see if state 1
000033 f029      uart1_3      breq       ; go see if next state
000034 9535      rx1_state,6   asr        ; see if bit is a 1
000035 99b4      rx1_sreg      sbic       ; put in future lsb
000036 6130      rx1_rxd       ori        ; go process other uart
000037 9573      rx1_state     inc
000038 c003      uart2_0      rjmp
000039 2f93      rx1_data,rx1_sreg      mov      ; transfer data from shift register to data register
00003a 6220      sw_uart_stat,(1<<rx1_full) sbr      ; set uart status to "rx_full"
00003b 2777      rx1_state     clr      ; reset state machine

; uart 2
; uart2_0:
00003c 956a      rx2_bring      dec
00003d f419      uart2_1      brne
00003e e16e      rx2_bring,bitRingCnt ldi
00003f 3080      rx2_state,0      cpi
000040 f441      uart2_2      brne      ; wrap bit ring ; see if state 0
000041 3080      rx2_state,0      cpi      ; see if state 0
000042 f481      end_isr      brne      ; see if start bit
000043 99b3      PINB,rcl_rxd      sbic
000044 c00e      end_isr      rjmp
000045 e26d      rx2_bring,startRingCount ldi
000046 9583      rx2_state      inc
000047 2744      rx2_sreg      clr
000048 c00a      end_isr      rjmp
000049 3086      rx2_state,6      cpi
00004a f029      uart2_3      breq
00004b 9545      rx2_sreg      asr
00004c 99b3      rx2_rxd       sbic
00004d 6140      rx2_sreg,0x10      ori
00004e 9583      rx2_state     inc
00004f c003      end_isr      rjmp
000050 2fa4      rx2_data,rx2_sreg      mov      ; transfer data from shift register to data register
000051 6120      sw_uart_stat,(1<<rx2_full) sbr      ; set uart status to "rx_full"
000052 2788      rx2_state     clr      ; reset state machine

; Finish up ISR
; end_isr:

```

```

000053 98c0          cbi          PORTB,waggle          muxrev0.lst
000054 bf1f          out          SREG,r17          ; clear pin to see if running
000055 9518          reti          ; restore status register

:-----:
: end of uart_isr.asm          :
: .include          "mux.asm"          :
: Mux Code - mux.asm          :
: Pillar Data Systems - Copyright (C) 2003          :
:-----:

: This code just polls the two UARTs and executes the commands it may receive.
:-----:

main_loop:
000056 fd25          sbrc          sw_uart_stat,rx1_full
000057 c003          rjmp          process_command0
000058 fd24          sbrc          sw_uart_stat,rx2_full
000059 c005          rjmp          process_command1
00005a cffb          rjmp          main_loop

00005b 7d2f          process_command0:
00005c 2f09          cbr          sw_uart_stat,(1<<rx1_full)
00005d 700f          mov          r16,rx1_data
00005e c003          andi          r16,0x0f
00005f 7e2f          rjmp          process_command
000060 2f0a          ;get command from uart
000061 700f          mov          r16,rx2_data
000062 3005          andi          r16,0x0f
000063 f411          rjmp          process_command10
000064 9ac1          process_command:
000065 cff0          cpi          r16,power_on
000066 3005          brne          process_command10
000067 f411          rjmp          main_loop
000068 98c1          ;see if power on command
000069 cfec          ;turn on power

00006a 3009          process_command10:
00006b f411          cpi          r16,power_off
00006c 3005          brne          process_command20
00006d 98c1          rjmp          main_loop
00006e cfec          ;see if power off command
00006f 98c1          ;turn off power

000070 3009          process_command20:
000071 f411          cpi          r16,mux_sel0
000072 3005          brne          process_command30
000073 f411          ;see if SATA port 0 select

```

muxrev0.lst

```

00006c 98c2      cbi          PORTB,mux_control
00006d cfe8      rjmp       main_loop

process_command30:
00006e 300d      cpi          r16,mux_sel1
00006f f731      brne       main_loop

000070 9ac2      sbi          PORTB,mux_control
000071 cfe4      rjmp       main_loop

:         end of mux.asm

:         Code version tag
:         .db "0.0.0"
000072 2e30
000073 2e30
000074 0030

:         end of main.asm

Assembly complete with no errors.
;switch mux
;see if SATA port 1 select
;invalid command, wait for another
;switch mux
;Revision string

```